A Novel High-Performance Lekage-Tolerant, Wide Fan-In Domino Logic Circuit in Deep-Submicron Technology

Read  full  paper  at:http://www.scirp.org/journal/PaperInformation.aspx?PaperID=55850

ABSTRACT

As technology shrinks in modern era the demand on high speed, low power consumption and small chip area in microprocessors is come into existence. In this paper we have presented a new class of domino circuit design for low power consumption, faster circuit speed and high performance. Due to wide fan-in domino logic, its logic gate suffer from noise sensitivity, if we improve sensitivity, sub-threshold and gate oxide leakage current dominate in evaluation network, which increases the power consumption and reduces the performance of the circuit. The proposed circuit improves the dynamic power consumption and reduces the delay which improves the speed of the circuit. Simulation is performed in BISM4 Cadence environment at 65 nm process technology, with supply voltage 1 V at 100 MHz frequency and bottleneck operating temperature of 27°;C with CL = 1 fF. From the result average power improvement by proposed circuit 1 & 2 for 8 input OR gate is 10.1%, 15.28% SFLD, 48.56%, 51.49% CKD, 55.17%, 57.71% HSD and improvement of delay is 1.10%, 12.76% SFLD, 19.13%, 28.63% CKD, 4.32%, 15.59% HSD, 19.138%, 44.25% DFD respectively.

Cite this paper

Dadoria, A. , Khare, K. , Gupta, T. and Singh, R. (2015) A Novel High-Performance Lekage-Tolerant, Wide Fan-In Domino Logic Circuit in Deep-Submicron Technology. Circuits and Systems, 6, 103-111. doi:10.4236/cs.2015.64011.

References

[1] Clarke, L.T. and Taylor, G.F. (1996) High Fan-In Circuit Design. IEEE Journal of Solid-State Circuits, 31, 91-96.
http://dx.doi.org/10.1109/4.485870
[2] Tsui, B.-Y. and Chin, L.-F. (2004) A Comprehensive Study of the FIBL of Nanoscale MOSFETs. IEEE Transactions on Electron Devices, 51, 1733-1735.
[3] Moradi, F., VuCao, T., Vatajelu, E.I., Peiravi, A., Mahmoodi, H. and Wisland, D.T. (2012) Domino Logic Designs for High-Performance and Leakage-Tolerant Applications. Elsevier INTEGRATION, the VLSI Journal, 46, 247-254.
[4] Moradi, F., Peiravi, A. and Mahmoodi, H. (2004) A New Leakage Tolerant Design for High Fan-in Domino Circuits. IEEE Conference, 493-496.
[5] Allam, M.W., Anis, M.H. and Elmasry, M.I. (2000) High-Speed Dynamic Logic Style for Scaled-Down CMOS and MTCMOS Technologies. Proceedings of the International Symposium on Low Power Electronics and Design, 155-160.
http://dx.doi.org/10.1109/LPE.2000.876774
[6] Alvandpour, A., Krishnamurthy, R.K., Soumyanath, K. and Borkar, S.Y. (2002) A Sub-130-nm Conditional Keeper Technique. IEEE Journal of Solid-State Circuits, 37, 633-638.
http://dx.doi.org/10.1109/4.997857
[7] Alvandpour, A., Krishnamurthy, R., Soumayanath, K. and Borkar, S. (2001) A Low-Leakage Dynamic Multi Ported Register File in 0.13 μm CMOS. Proceedings of International Symposium on Low Power Electronics and Design, 68-71.
[8] Peiravi, A. and Elissa, M.A. (2013) Current-Comparison-Based Domino: New Low-Leakage High-Speed Domino Circuit for Wide Fan-In Gates. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 21.
[9] Lih, Y., Tzartzanis, N. and Walker, W.W. (2007) A Leakage Current Replica Keeper for Dynamic Circuits. IEEE Journal of Solid-State Circuits, 42, 48-55.
http://dx.doi.org/10.1109/JSSC.2006.885051
[10] Yorozu, Y., Hirano, M., Oka, K. and Tagawa, Y. (1987) Electron Spectroscopy Studies on Magneto-Optical Media and Plastic Substrate Interface. IEEE Translation Journal on Magnetics in Japan, 2, 740-741. [Digests 9th Annual Conf. Magnetics Japan, p. 301, 1982].
[11] Peiravi, A., Moradi, F. and Wisland, D.T. (2009) Leakage Tolerant, Noise Immune Domino Logic for Circuit Design in the Ultra Deep Submicron CMOS Technology for High Fan-In Gates. Journal of Applied Sciences, 9, 393-396.
http://dx.doi.org/10.3923/jas.2009.392.396
[12] Mahmoodi-Meimand, H. and Roy, K. (2004) Diode-Footed Domino: A Leakage-Tolerant High Fan-in Dynamic Circuit Design Style. IEEE Transactions on Circuits and Systems—I, 51, 495-503.
[13] Gupta, T.K. and Khare, K. (2014) A New Technique for Leakage Reduction in 65 nm Footerless Domino Circuits. Scientific Research Circuits and Systems, 4.
Advertisements

发表评论

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out / 更改 )

Twitter picture

You are commenting using your Twitter account. Log Out / 更改 )

Facebook photo

You are commenting using your Facebook account. Log Out / 更改 )

Google+ photo

You are commenting using your Google+ account. Log Out / 更改 )

Connecting to %s